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Abstract. In addition to the recently proposed full-wave
rectifier by Prommee et al. [25] using voltage-mode (VM)
two-cell winner-takes-all (WTA) circuit, we present current-
mode (CM) precision full-wave rectifier using CM two-cell
WTA circuit. The popular Lazzaro’s CM WTA circuit has
been employed for the purpose and there is no requirement
of inverting the input signal as in [25]. Also, dual compli-
mentary phases of the output current signal are available
from high-output impedance terminals for explicit utiliza-
tion. As compared to many recently proposed CM rectifiers
using complex active devices, e.g. dual-X current conveyor
or universal voltage conveyor, our circuit is very compact
and requires a total of 21 transistors. SPICE simulation re-
sults of the circuit implemented using 0.35 µm TSMC CMOS
technology are provided which verify the workability of the
proposed circuit.
Keywords
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1. Introduction
Precision rectifiers serve as very important blocks for
instrumentation and measurement and they are used in nu-
merous applications such as ac volt- and ampere-meters,
signal polarity detectors, frequency doubling, RMS to DC
conversion, peak/valley detection and averaging circuit [1].
Consequently, a number of realizations of both voltage-
mode (VM) and current-mode (CM) precision rectifiers us-
ing variety of active building blocks (ABBs) can be found.
Basic and well known solutions using operational ampli-
fiers [1] operate well only at low frequencies [2], [3] due
to the finite slew-rate and effects caused by diode com-
mutation. Therefore, for high-frequency applications other
active elements such as current conveyors (CCs) [4]–[8],
current-controlled current differencing buffered amplifiers
(CC-CDBAs) [9], operational transconductance amplifiers
(OTAs) [10]–[12], current differencing transconductance
amplifiers (CDTAs) [13], [14], voltage conveyors (VCs) [15]
(and references cited therein). Most of these realizations
are non-optimal in terms of the number of transistors em-
ployed and they require multiple ABBs (often, with unused
terminals) for their creation. For example, the CM recti-
fier in [9] employs three CC-CDBAs. The resulting circuit
has several unused terminals of the employed ABBs, e.g.
the w terminals of the second and third CC-CDBA are un-
used, that is, the voltage-buffers of the second and third CC-
CDBA have no functionality and should be removed, since
they unnecessarily consume the biasing current and serve
no “real-purpose”. Similarly, the circuits in [15], employ-
ing current and voltage conveyor, also have several unused
terminals which are not required. An interesting all-CMOS
rectifier has been proposed in [16] which utilized the class
B operation of the CMOS second-generation current con-
veyor (CCII). This circuit, however, requires the input cur-
rent signal to be four times more than the biasing current
of the CCII, i.e. Iin > 4IB and thus offers reduced preci-
sion for very low input signal amplitudes. The circuit also
requires differential current signals for full-wave rectifica-
tion. Other solutions of all-CMOS precision rectifiers can
be found in [17]–[19]. In [18] and [19] the authors present
a high-frequency half-wave rectifier that, however, requires
a number of different bias currents and is generally based
on the solution of an full-wave rectifier already discussed in
[20], where current conveyor and current mirrors are used.
One of the most recent additions to all-CMOS preci-
sion rectifiers is by Minaei et al. [21]. The circuit in [21]
is a current-mode precision rectifier and uses a small num-
ber of transistors (including bias voltage generators), how-
ever, this circuit requires precise threshold voltage extrac-
tors and bases itself on the concept that MOS transistors are
OFF when the magnitude of gate-source voltage difference
is less than the threshold voltage (VT N or VT P). This is of
course never the case for practical MOS transistors and sub-
threshold conduction can lead to large errors in the output if
the input signal is of small amplitude.
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Fig. 1. CMOS implementation of the precision CM full-wave rectifier using WTA circuit.
The use of winner-takes-all (WTA) maxi-
mum/minimum circuits for wide-band precision voltage rec-
tification has been discussed by Opris in [22]. Two input
maximum circuit has been used for full-wave rectification of
500 kHz voltage input signal (see Fig. 4.4 of [22]). Other
min-max current selectors are described in [23] and [24] that,
however, provide small input range (about 20 µA). Recently,
Prommee et al. proposed a new type of VM full-wave rec-
tifier based on their voltage-mode winner-takes-all (WTA)
circuit [25]. Since a WTA circuit chooses a winner from
a group of input signals, a two-cell WTA maximum circuit
with inputs of Vin and−Vin produces the output as |Vin|. This
circuit, however, requires an additional voltage inverter to
produce a 180◦ phase shifted signal for the second input of
the WTA and hence, the signal distortion (in terms of both
the amplitude and phase of the second-input with respect to
the first input) affects the output. The affect of distortion
would become prominent at high input frequencies near the
closed-loop bandwidth of the inverting amplifier. In this
work, we present the current-mode version of [25], wherein
a two-cell CM Lazzaro’s WTA circuit [26] is employed. The
circuit does not require a buffer to invert the input signal
as in [25], since owing to the current inputs, addition and
subtraction of the currents can be accomplished by feeding
the current at appropriate terminals. Moreover, our circuit
also provides dual complimentary phase output signals from
high-output impedance terminals. SPICE simulation results
of the circuit implemented using 0.35 µm TSMC CMOS
technology are provided which verify the feasibilities of the
proposed circuit.
2. Proposed Precision Rectifier
The proposed dual-phase full-wave CM rectifier is
shown in Fig. 1. The circuit is built around two-cell CM
Lazzaro’s WTA circuit [26]. The circuit operation can be un-
derstood as follows: when IIN = 0, V1 =V2 and the drain cur-
rent of M1 and M2 is IB2/2 (that is the tail current of the dif-
ferential amplifier is shared equally between both the cells).
Now when the input current is slightly increased, i.e. IIN < 0,
there is a large increase in V1 due to the high impedance at
this node and which causes increased drain current in M1.
The rise in V1 further increases Vtail causing large decrease
in V2 due to the high impedance at this node and which
causes the drain current of M2 to reduce. This regenera-
tive action continues to increase drain current of M1 and re-
duce the drain current of M2 until all the tail current IB2 is
steered in the left cell, i.e. IDM1 = IB2 and IDM2 = 0. Under
these conditions transistor M8 enters deep triode region and
IDM7 = IDM16 = IB1+ IIN. With the same reasoning as above,
when IIN > 0, the complete tail current IB2 is steered into the
right cell, IDM2 = IB2, IDM1 = 0 and IDM8 = IDM16 = IB1− IIN.
In either case, IO1 =−IO2 = |IIN|. From Fig. 1 it is clear that
the input current has to drive both neurons of the winner-
takes-all circuit. Therefore an additional dual-output current
mirror has to be used (e.g. as shown in Fig. 2, a simple
CCII+/+ [27] with Y-terminal grounded).
Y X Z1+ Z2+
MC1 MC2
MC3 MC4
MC5
MC6 MC7
MC8
MC9 MC10
IB
IB
VSS
VDD
Fig. 2. Basic CMOS implementation of dual output CCII+/+.
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3. Simulation Results
To verify the behavior of the proposed current-mode
precision rectifier, the structure in Fig. 1 together with
CCII+/+ from Fig. 2 has been simulated. The transis-
tor parameters used for the simulations are taken from
TSMC 0.35 µm process [28] (level 7). The aspect ratios
of all NMOS and PMOS transistors are 17/0.9 µm/µm and
30/0.9 µm/µm, respectively. The supply voltages are taken as
VDD =−VSS = 1.5 V, the bias currents are IB1 = IB2 = 20 µA,
IB = 50 µA. The simulated DC current transfers of the rec-
tifier are shown in Fig. 3. From Fig. 3a, for input signal
with amplitude 105 µA the error in current gain of the recti-
fier remains bellow 5 %. Analysing the graph from Fig. 3b
showning the zero crosing arrea, the offset is −0.5 µA for
IO1 and 0.3 µA for IO2, the minimal amplitude of the input
signal that can generally be rectified is 0.74 µA.
To evaluate the accuracy of the current-mode full-wave
rectifier from Fig. 1 the DC value transfer pDC and RMS er-
ror pRMS have been analyzed [29]:
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Fig. 3. Ideal and simulated (a) DC current transfers of the pro-
posed current-mode rectifier, (b) zero crossing area, (IO1
red lines, IO2 blue lines).
pDC =
∫
T
yR(t)dt∫
T
yID(t)dt
, (1)
pRMS =
√√√√√√
∫
T
[yR(t)− yID(t)]2 dt∫
T
y2ID(t)dt
(2)
where the yR(t) and yID(t) represent the actual and ideally
rectified signal and T is the period of the input signal. The
ideal behavior of the rectifier is characterized by the values
pRMS = 0 and pDC = 1.
The simulation results of the frequency dependent DC
value transfer and RMS error for chosen values of ampli-
tudes IIN are shown in Fig. 4a and Fig. 4b. If the frequency
increases and/or amplitude decreases distortions occur and
the pDC decreases below one and pRMS increases.
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Fig. 4. (a) DC value transfers, (b) RMS errors for input signal
amplitudes 5 µA, 20 µA, and 50 µA (IO1 red lines, IO2
blue lines).
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Analyzing the DC transient value in Fig. 4a, for the in-
put current signal of the magnitude 5 µA, 20 µA, and 50 µA
correct DC values can be achieved up to the -3 dB cutoff
frequency which is 15 MHz, 27 MHz, and 50 MHz, respec-
tively. It is evident that for higher magnitudes of the input
signal, the rectifier can be used at frequencies over 50 MHz,
e.g. for input current with 100 µA magnitude the pDC -3 dB
cutoff frequency is 70 MHz. Note that because of the current
offset for low frequencies the values of pDC are higher than
one.
The transient responses for frequencies 500 kHz,
1 MHz, and 5 MHz and input signal amplitude 20 µA are
shown in Fig. 5. First at the frequency of 5 MHz a more sig-
nificant distortion (mainly in the zero crossing area) can be
observed, which is in agreement with the decreasing value of
pDC (Fig. 4a) and/or increasing value of pRMS (Fig. 4b).
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Fig. 5. Transient responses for frequencies 500 kHz, 1 MHz and
5 MHz and input signal amplitude 20 µA (IO1 red lines,
IO2 blue lines).
4. Conclusion
In this paper we have presented current-mode precision
rectifier using a two-cell winner-takes-all circuit. The input
signal has still to be divided into both cells, however no 180◦
phase shift is required. A CMOS implementation of the pre-
cision rectifier has been proposed and using the the 0.35 µm
TSMC CMOS technology further simulated. Based on the
simulations the minimal amplitude of the input signal that
can be rectified is 0.74 µA. Evaluating the DC value trans-
fer pDC and RMS error pRMS the proposed circuit can be
used to rectify signals of frequency up to 70 MHz if 5 %
error in current gain of the rectifier is assumed, i.e. for in-
put current magnitude of 100 µA. For higher input current
magnitudes the error in gain increases, however, signals of
frequency over 70 MHz can be rectified.
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